Structured Computer OrganizationFor sophomore/senior-level courses in Computer Organization and Architecture. This best-selling modern introduction to computer hardware and architecture provides a structured approach to computer architecture, presenting a computer as a series of layers, each built upon the ones below and each understandable as a separate entity. The book is written in a style and level of detail that covers all the major areas, but is still accessible to a broad range of students. It is specifically written for undergraduate students rather than adapted from a graduate-level text. |
From inside the book
Results 1-3 of 83
Page 66
... memory reference is to address A , it is likely that the next memory reference will be in the general vicinity of A ... main memory is illustrated in Fig . 2-16 . If a word is read or written k times in a short interval , the computer ...
... memory reference is to address A , it is likely that the next memory reference will be in the general vicinity of A ... main memory is illustrated in Fig . 2-16 . If a word is read or written k times in a short interval , the computer ...
Page 265
... primary memory , this situation has greatly limited the development of high - performance systems , and has stimulated research on ways to get around the problem of memory speeds that are much slower than CPU speeds , and rela- tively ...
... primary memory , this situation has greatly limited the development of high - performance systems , and has stimulated research on ways to get around the problem of memory speeds that are much slower than CPU speeds , and rela- tively ...
Page 406
... memory addresses , as shown in Fig . 6-2 . Address space Address 8191 - >> 4096 0 Mapping 4K Main memory 4095 0 Figure 6-2 . A mapping in which virtual addresses 4096 to 8191 are mapped onto main memory addresses 0 to 4095 . In terms of ...
... memory addresses , as shown in Fig . 6-2 . Address space Address 8191 - >> 4096 0 Mapping 4K Main memory 4095 0 Figure 6-2 . A mapping in which virtual addresses 4096 to 8191 are mapped onto main memory addresses 0 to 4095 . In terms of ...
Contents
INTRODUCTION | 1 |
COMPUTER SYSTEMS ORGANIZATION | 2 |
THE DIGITAL LOGIC LEVEL | 8 |
Copyright | |
9 other sections not shown
Other editions - View all
Common terms and phrases
address space architecture assembly language binary bits Boolean branch buffer bytes circuit clock cycle compiler contains data path decoding disk entry example execution fetch Figure frame function gates goto hardware I/O devices IJVM instruction ILOAD implementation input instruction set integer Intel interrupt ISA level Java level 2 cache loaded logical loop machine main memory MBR1 memory address memory word micro-operations microarchitecture microinstruction microprogram mode multiple needed nsec offset opcode operand operating system output parameters PCI bus Pentium Pentium II picoJava pins pipeline pointer procedure processor program counter result reverse Polish notation RISC segment semaphore sequence shown in Fig signals SPARC stack superscalar system calls tion UltraSPARC unit UNIX variables virtual address virtual memory Virtual page write