Data Access and Storage Management for Embedded Programmable Processors

Front Cover
Springer Science & Business Media, Mar 31, 2002 - Computers - 305 pages
0 Reviews
Data Access and Storage Management for Embedded Programmable Processors gives an overview of the state-of-the-art in system-level data access and storage management for embedded programmable processors. The targeted application domain covers complex embedded real-time multi-media and communication applications. Many of these applications are data-dominated in the sense that their cost related aspects, namely power consumption and footprint are heavily influenced (if not dominated) by the data access and storage aspects. The material is mainly based on research at IMEC in this area in the period 1996-2001. In order to deal with the stringent timing requirements and the data dominated characteristics of this domain, we have adopted a target architecture style that is compatible with modern embedded processors, and we have developed a systematic step-wise methodology to make the exploration and optimization of such applications feasible in a source-to-source precompilation approach.
In a first part of the book, we introduce the context and motivation, followed by a once-over-lightly view of the entire approach, illustrated on a relevant driver from the targeted application domain. In part 2, we show how source-to-source code transformations play a crucial role in the solution of the earlier mentioned data transfer and storage bottleneck in modern processor architectures for multi-media and telecommunication applications. This is especially true for embedded applications where cost issues like memory footprint and power consumption are vital. It is also shown that many of these code transformations can be defined in a platform-independent way. The resulting optimized code behaves better on any of the modern platforms. The steps include global data-flow and loop transformations, data reuse decisions, high-level estimators and the link with parallelisation and multi-processor partitioning. In part 3 we discuss our research efforts relating to the mapping of embedded applications to specific memory organisations in embedded programmable processors. In a traditional processor-based environment, compilers perform memory optimizations assuming a fully fixed hardware target architecture with only maximal performance in mind. However, in an embedded context also cost issues and especially power consumption and memory footprint play a dominant role too. Usually the timing requirements are given and the application designer is mostly interested in the trade-off between timing characteristics of the different application tasks and their cost effects. For this purpose Pareto type trade-off curves are the most suitable vehicle to address this design problem. The steps involved here include the storage cycle budget distribution, support of modern memory architectures like SDRAMs, and cache related issues.
  

What people are saying - Write a review

We haven't found any reviews in the usual places.

Contents

I
1
II
4
IV
8
V
10
VI
12
VII
14
VIII
16
XI
17
CXXXIX
141
CXLI
142
CXLII
144
CXLIII
145
CXLIV
146
CXLV
147
CXLVI
149
CXLVII
150

XII
18
XIV
19
XVII
20
XVIII
22
XIX
23
XX
25
XXI
26
XXII
27
XXV
28
XXVII
29
XXIX
30
XXX
31
XXXII
33
XXXIII
34
XXXIV
35
XXXV
36
XXXVIII
37
XXXIX
38
XLI
39
XLIII
40
XLV
41
XLVI
42
XLVII
43
XLVIII
44
XLIX
45
L
46
LI
48
LII
50
LIV
51
LV
52
LVI
54
LVIII
56
LIX
57
LXI
58
LXIV
59
LXVI
60
LXVIII
61
LXIX
63
LXX
66
LXXI
69
LXXIII
70
LXXIV
71
LXXV
72
LXXVII
75
LXXVIII
76
LXXX
77
LXXXI
79
LXXXII
80
LXXXIV
81
LXXXV
82
LXXXVI
85
LXXXVII
86
LXXXIX
88
XC
89
XCI
90
XCIII
92
XCIV
94
XCV
95
XCVII
97
XCVIII
99
CI
102
CII
104
CIII
106
CV
108
CVI
109
CVII
111
CVIII
113
CIX
115
CX
117
CXI
119
CXII
120
CXIII
121
CXIV
122
CXVI
123
CXVIII
124
CXIX
126
CXXIII
127
CXXV
128
CXXVII
129
CXXVIII
130
CXXIX
131
CXXX
132
CXXXI
133
CXXXII
135
CXXXIII
136
CXXXIV
138
CXXXV
139
CXXXVII
140
CXLVIII
151
CLI
153
CLII
154
CLIII
156
CLIV
158
CLV
159
CLVI
160
CLVII
162
CLVIII
163
CLIX
164
CLX
166
CLXI
167
CLXIII
169
CLXIV
171
CLXVI
174
CLXVII
175
CLXVIII
177
CLXIX
179
CLXX
180
CLXXI
181
CLXXIII
183
CLXXVI
184
CLXXVIII
187
CLXXIX
188
CLXXXI
189
CLXXXII
190
CLXXXIII
191
CLXXXVI
195
CLXXXVIII
197
CXCI
199
CXCII
201
CXCIII
202
CXCV
203
CXCVI
204
CXCVII
205
CXCVIII
208
CXCIX
210
CCI
211
CCII
212
CCV
214
CCVI
215
CCIX
216
CCX
217
CCXI
218
CCXIII
219
CCXV
221
CCXVI
222
CCXVIII
224
CCXIX
226
CCXXI
228
CCXXII
229
CCXXV
230
CCXXVIII
231
CCXXXI
232
CCXXXII
236
CCXXXIII
237
CCXXXIV
239
CCXXXV
240
CCXXXVI
241
CCXXXVII
243
CCXXXIX
245
CCXLI
247
CCXLII
248
CCXLIII
249
CCXLV
250
CCXLVI
251
CCXLVIII
252
CCXLIX
253
CCL
254
CCLII
256
CCLIII
257
CCLV
259
CCLVIII
261
CCLIX
262
CCLXI
263
CCLXII
264
CCLXIII
265
CCLXV
266
CCLXVII
267
CCLXIX
268
CCLXX
270
CCLXXI
272
CCLXXII
275
CCLXXIII
278
CCLXXIV
279
CCLXXV
303
Copyright

Common terms and phrases

References to this book

All Book Search results »

About the author (2002)

Francky Catthoor is a leading researcher at IMEC and is very well established within the EDA community. He is IEEE Fellow and has edited and authored 6 books for Springer/Kluwer.