Computer Architecture: Pipelined and Parallel Processor Design

Front Cover
Jones & Bartlett Learning, 1995 - Computers - 788 pages
6 Reviews
Computer Architecture: Pipeline and Parallel Processor Design  was designed for a graduate level course on computer architecture and organization. The book's content, especially the last half of the book, represents the most advanced material that a typical graduate student studies before directly encountering the design process. The text avoids extensive compendiums of current features of various processors or technologies, just as it stresses concepts that underlie these processor designs. it abstracts the essential elements of processor design and emphasizes a design methodology including: design concepts, design target data, and evaluation tools, especially those using basic probability theory and simple queuing theory.
  

What people are saying - Write a review

User ratings

5 stars
3
4 stars
2
3 stars
0
2 stars
1
1 star
0

User Review - Flag as inappropriate

computer arcitecture

User Review - Flag as inappropriate

language is so complecated.used a big sentenses rather then small line.i gives it 2 stars only.complete syllabus in this.

Contents

Architecture and Machines
1
Time Area and Instruction Sets
63
How Programs Behave
141
Pipelined Processor Design
181
Cache Memory
265
Memory System Design
345
Concurrent Processors
425
Shared Memory Multiprocessors
511
Processor Studies
663
Appendix A DTMR Cache Miss Rates
719
Appendix B SPECmark vs DTMR Cache Performance
741
New DRAM Technologies
747
Appendix F Some Details on BusBased Protocols
755
Bibliography
765
Index
782
Copyright

Common terms and phrases

Popular passages

Page 765 - RH Katz, SJ Eggers, DA Wood, CL Perkins, and RG Sheldon. Implementing a cache consistency protocol.
Page 773 - Two-level adaptive training branch prediction," in Proceedings of the 24th Annual International Symposium on Microarchitecture, pp. 51-61, November 1991. [12] JR Allen, K. Kennedy, C. Porterfield, and J. Warren, "Conversion of control dependence to data dependence," in Proceedings of the 10th ACM Symposium on Principles of Programming Languages, pp.
Page 770 - MS Squillante and ED Lazowska. Using processor-cache affinity in shared-memory multiprocessor scheduling. IEEE Transactions on Parallel and Distributed Systems, 4(2):131143, February 1993.
Page 772 - The best way to design an automatic calculating machine,

References to this book

Bibliographic information