Equivalence Checking of Digital Circuits: Fundamentals, Principles, Methods

Front Cover
Springer Science & Business Media, Jan 31, 2004 - Computers - 262 pages
0 Reviews
Hardware verification is the process of checking whether a design conforms to its specification of functionality. In today's design processes it becomes more and more important. Very large scale integrated (VLSI) circuits and the resulting digital systems have conquered a place in almost all areas of our life, even in security sensitive applications. Complex digital systems control airplanes, have been used in banks and on intensive-care units. Hence, the demand for error-free designs is more important than ever. In addition, economic reasons underline this demand as well. The design and production process of present day VLSI-circuits is highly time- and cost-intensive. Moreover, it is nearly impossible to repair integrated circuits. Thus, it is desirable to detect design errors early in the design process and not just after producing the prototype chip. All these facts are reflected by developing and production statistics of present day companies. For example, nowadays about 60% to 80% of the overall design time is spent for verification. This shows that verifying logical correctness of the design of hardware systems is a major gate to the problem of time-to-market. With the chip complexity constantly increasing, the difficulty as well as the importance of functional verification of new product designs has been increased. It is not only more important to get error-free designs. Moreover, it becomes an increasingly difficult task for a team of human designers to carry out a full design without errors. The traditional training of new verification engineers has to be adapted to the new situation. New skills are necessary. For these reasons, nearly all major universities offer lectures on basic verification techniques such as propositional temporal logic, model checking, equivalence checking, and simulation coverage measures. The present book is designed as a textbook covering one of the most important aspects in the verification process equivalence checking of Boolean circuits. Equivalence Checking of Digital Circuits is a textbook for advanced students in electrical and computer engineering, but is also intended for researchers who will find it useful as a reference text.
  

What people are saying - Write a review

We haven't found any reviews in the usual places.

Contents

II
1
III
2
IV
3
VI
4
VII
5
VIII
6
IX
11
XI
12
LXXI
121
LXXIV
122
LXXVI
123
LXXVII
125
LXXVIII
127
LXXIX
128
LXXX
131
LXXXII
133

XII
14
XIII
15
XIV
18
XV
20
XVI
23
XVIII
25
XX
26
XXI
28
XXII
30
XXIII
31
XXV
38
XXVI
39
XXVII
41
XXIX
42
XXXII
45
XXXIII
47
XXXV
50
XXXVI
51
XXXVII
56
XXXVIII
57
XXXIX
58
XL
59
XLI
60
XLII
61
XLIII
62
XLIV
63
XLV
71
XLVII
72
XLVIII
73
L
77
LI
81
LII
82
LIII
88
LIV
91
LV
92
LVI
93
LVII
95
LVIII
99
LIX
100
LX
101
LXI
103
LXIII
107
LXIV
108
LXV
109
LXVI
110
LXVII
116
LXIX
119
LXX
120
LXXXIII
137
LXXXIV
140
LXXXVII
141
LXXXVIII
142
LXXXIX
143
XC
145
XCI
147
XCII
154
XCIII
155
XCIV
157
XCV
160
XCVI
161
XCVII
164
XCVIII
169
XCIX
171
C
172
CI
176
CIII
177
CIV
178
CV
181
CVI
182
CX
183
CXI
192
CXIII
193
CXIV
198
CXV
202
CXVI
209
CXIX
212
CXXI
214
CXXIII
216
CXXIV
218
CXXV
219
CXXVIII
221
CXXIX
222
CXXXI
224
CXXXII
225
CXXXIII
227
CXXXIV
228
CXXXV
231
CXXXVI
232
CXXXVII
233
CXXXVIII
234
CXL
235
CXLI
236
CXLIII
243
CXLIV
253
CXLV
263
Copyright

Common terms and phrases

Popular passages

Page 250 - RK Ranjan, A. Aziz, RK Brayton, BF Plessier, and C. Pixley. Efficient BDD algorithms for FSM synthesis and verification. Presented at IWLS95, Lake Tahoe, CA, May 1995.
Page 243 - M. Abramovici, M. Breuer, and A. Friedman. Digital Systems Testing and Testable Design.
Page 243 - B. Becker, R. Drechsler, and R. Enders. On the computational power of bit-level and word-level decision diagrams. In ASP Design Automation Conf, pages 461^167, 1997.
Page 247 - A. Kuehlmann and F. Krohm. Equivalence checking using cuts and heaps.
Page 251 - P. Tafertshofer, A. Ganz, and M. Henftling. A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists. In Int'l Conf. on CAD, pages 648 - 655, 1997.
Page 243 - June 2001. [9] C. Berman and L. Trevillyan. Functional comparison of logic designs for VLSI circuits. In International Conference on Computer Aided Design, pages 456^59, 1989.

Bibliographic information