CPU Design: Answers to Frequently Asked Questions
I am honored to write the foreword for Chandra Thimmannagari’s book on CPU design. Chandra’s book provides a practical overview of Microprocessor and high end ASIC design as practiced today. It is a valuable addition to the literature on CPU design, and is made possible by Chandra’s unique combination of extensive hands-on CPU design experience at companies such as AMD and Sun Microsystems and a passion for writing. Technical books related to CPU design are almost always written by researchers in academia or industry and tend to pick one area, CPU architecture/Bus architecture/ CMOS design that is the area of expertise of the author, and present that in great detail. Suchbooks are of great value to students and practitioners in that area. However, engineers working on CPU design need to develop an understanding of areas outside their own to be effective. CPU design is a multi dimensional problem and one dimensional optimization is often counterproductive.
What people are saying - Write a review
We haven't found any reviews in the usual places.
3 Circuits and Layout
4 Verification and Testing
1ssue Queue accordingly depending arehitectural Associative Cache Memory block bus to forward bus which forees Cache Coherency Cache Memory capacitance capacitive coupling Chip Code Coverage cycle data corresponding decimal entry gets updated entry in Way2 entry is greater Figure below shows flop foreign Caches forward the latest Functionality indexed entry input instructions layout level cache lnclusive lnvalidate local Caches Load Lock bit lock the Missed logic Main Memory Memory or foreign Missed data Set N-bit Counter Noise out-of-order output Parity bit Pass Gate Mux path pipe stages Place and Route power dissipated read ports renamed Replace the indexed Set Associative Cache Set the Lock Set the Valid shown in Figure signal simulation souree register Spec Static Timing Analysis Store strand Superscalar System bus Table below shows Tag array Tools Tool Company transistor Update entry Verilog voltage Way3 Wayl WayO Write Miss address write ports