53 pages matching traffic in this book
Results 1-3 of 53
What people are saying - Write a review
We haven't found any reviews in the usual places.
Implementing Register Interlocks in ParallelPipeline Multiple
NonConsistent Dual Register Files to Reduce Register Pressure
22 other sections not shown
algorithm allocation applications array average bandwidth barrier synchronization benchmarks bits Bus-Expander bytes cache block cache coherence cache line cache miss cache pollution compiler Computer Architecture context switch cycle destage destination direct-mapped cache efficient evaluation execution fault fetch Figure flit functional units hardware hit ratio IEEE implementation improvement increase input instruction Kbytes latency loop machine mapped memory access memory modules memory system mesh miss ratio MP3D multiple multiprocessor node non-blocking loads on-chip operating system optimization overhead parallel performance physical pipeline prefetching processor queue R-tag cache reduce references register file register renaming request RISC scheduling scheme sequential prefetching set-associative cache shared memory SIMD Simple COMA simulation slots snarfing spatial locality speculative execution stream buffers subblock subnetwork subtree superscalar techniques thread throughput tion traffic vector virtual cache virtual channels workloads write