What people are saying - Write a review
We haven't found any reviews in the usual places.
Instruction Set Design
Cypress SPARC Chips
16 other sections not shown
address bits addressing modes allows block branch instructions bus interface bus master byte cache control cache line cache miss cache tag chip set clock cycle clock rate CMMU compared compiler Computer Coprocessor Cypress data cache decoder delay slot device direct-mapped DRAM controller embedded applications embedded control external memory fetched Figure floating-point unit functions graphics hardware implementation includes instruction and data instruction cache instruction set integer unit Intel interrupt Kbytes latency load and store loop LSI Logic M-bus main memory memory management memory management unit memory system Michael Slater microprocessor MIPS architecture Motorola multiply multiprocessor on-chip cache operand parallelism performance physical address pipeline pixel register file register windows RISC architectures RISC processors scoreboarding signals snooping logic SPARC stall superpipelined superscalar System Bus system design tion transfer values vendors word workstations write buffer z-buffer