CONPAR 90 - VAPP IV: Joint International Conference on Vector and Parallel Processing, Zurich, Switzerland, September 10-13, 1990. Proceedings
Springer Science & Business Media, Aug 30, 1990 - Computers - 900 pages
Parallel architectures are no longer pure research vehicles, as they were some years ago. There are now many commercial systems competing for market segments in scientific computing. The 1990s are likely to become the decade of parallel processing. CONPAR 90 - VAPP IV is the joint successor meeting of two highly successful international conference series in the field of vector and parallel processing. This volume contains the 79 papers presented at the conference. The various topics of the papers include hardware, software and application issues. Some of the session titles best reflect the contents: new models of computation, logic programming, large-grain data flow, interconnection networks, communication issues, reconfigurable and scalable systems, novel architectures and languages, high performance systems and accelerators, performance prediction / analysis / measurement, performance monitoring and debugging, compile-time analysis and restructurers, load balancing, process partitioning and concurrency control, visualization and runtime analysis, parallel linear algebra, architectures for image processing, efficient use of vector computers, transputer tools and applications, array processors, algorithmic studies for hypercube-type systems, systolic arrays and algorithms. The volume gives a comprehensive view of the state of the art in a field of current interest.
What people are saying - Write a review
We haven't found any reviews in the usual places.
algorithm allocation analysis application architecture array basic block buffer cache called cluster communication compiler components concurrent configuration connected cycle dataflow defined distributed dynamic efficient environment equations ETH Zurich evaluation event example exception handling factor Figure Fortran function global graph grid hardware hypercube IEEE implementation input integrated interface iteration linear load Logic Programming loop machine mapping matrix measurement message passing method module monitor multigrid multiprocessor nodes number of processors objects operating system optimal output overhead packet parallel computer Parallel Processing parallel programs parameters partitioning performance phase pipeline problem Proc processing elements programming language Prolog queue runtime scheduling scheme sequence sequential shared memory SIMD simulation SISAL software pipelining solution solved speedup step strategy structure subsystem Supercomputing switch synchronization task techniques topology Transputer variable vector vector processors xputer