Computer Architecture Techniques for Power-efficiency
In the last few years, power dissipation has become an important design constraint, on par with performance, in the design of new computer systems. Whereas in the past, the primary job of the computer architect was to translate improvements in operating frequency and transistor count into performance, now power efficiency must be taken into account at every step of the design process. While for some time, architects have been successful in delivering 40% to 50% annual improvement in processor performance, costs that were previously brushed aside eventually caught up. The most critical of these costs is the inexorable increase in power dissipation and power density in processors. Power dissipation issues have catalyzed new topic areas in computer architecture, resulting in a substantial body of work on more power-efficient architectures. Power dissipation coupled with diminishing performance gains, was also the main cause for the switch from single-core to multi-core architectures and a slowdown in frequency increase. This book aims to document some of the most important architectural techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in processors and memory hierarchies. A significant number of techniques have been proposed for a wide range of situations and this book synthesizes those techniques by focusing on their common characteristics.
What people are saying - Write a review
We haven't found any reviews in the usual places.
Other editions - View all
Adapted approach architectural techniques behavior benchmarks beneﬁts Bit-line Segmentation bits branch prediction buffer byte cache decay cache line capacitance chip circuit clock gating clock-gated CMOS compression computer architecture conﬁguration core counter cycles DATA DATA DATA decay interval decay-induced misses direct-mapped disabled domino logic drowsy mode DVFS dynamic power efﬁcient encoding energy execution Figure ﬁlter ﬁrst ﬁxed ﬂip-ﬂop frequency frequent value functional units gated-V dd global hardware idle IEEE implementation increase inputs instruction cache instruction queue latches latency leakage power loop memoization microarchitecture misprediction miss rate narrow-width operands operation optimizations partition performance pipeline power consumption power dissipation power savings prediction processor proposed reduce resizing scaling Section set-associative cache signiﬁcant signiﬁcantly slack speciﬁc speculative execution SRAM ST ST ST static structures subthreshold leakage superscalar supply voltage switching activity temperature thermal threshold voltage transistor wire wordlines
Page 202 - S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold- Voltage CMOS", IEEE Journal of Solid-State Circuits, Vol.
Page 196 - Hsu and U. Kremer. The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction.
Page 194 - In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pages 40-46, October 1999.
Page 197 - K. Inoue, T. Ishihara, and K. Murakami. Way-Predicting Set-Associative Cache for High Performance and Low Energy Consumption.
Page 191 - L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, "Address bus encoding techniques for system-level power optimization,
Page 191 - E. Macii, D. Sciuto, and C. Silvano, "Asymptotic zerotransition activity encoding for address busses in low-power microprocessor-based systems," in Proceedings of the Great Lakes Symposium on VLSI, pp.
Page 198 - S. Kaxiras, Z. Hu, and M. Martonosi. Cache decay: Exploiting generational behavior to reduce cache leakage power.
Page 196 - S. Heo, K. Barr, M. Hampton, and K. Asanovic. Dynamic Fine-Grain Leakage Reduction using Leakage-Biased Bitlines.