Computer Architecture Techniques for Power-efficiency

Front Cover
Morgan & Claypool Publishers, 2008 - Computers - 207 pages
In the last few years, power dissipation has become an important design constraint, on par with performance, in the design of new computer systems. Whereas in the past, the primary job of the computer architect was to translate improvements in operating frequency and transistor count into performance, now power efficiency must be taken into account at every step of the design process. While for some time, architects have been successful in delivering 40% to 50% annual improvement in processor performance, costs that were previously brushed aside eventually caught up. The most critical of these costs is the inexorable increase in power dissipation and power density in processors. Power dissipation issues have catalyzed new topic areas in computer architecture, resulting in a substantial body of work on more power-efficient architectures. Power dissipation coupled with diminishing performance gains, was also the main cause for the switch from single-core to multi-core architectures and a slowdown in frequency increase. This book aims to document some of the most important architectural techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in processors and memory hierarchies. A significant number of techniques have been proposed for a wide range of situations and this book synthesizes those techniques by focusing on their common characteristics.
 

What people are saying - Write a review

We haven't found any reviews in the usual places.

Contents

I
1
IV
3
VI
4
VII
5
IX
6
X
9
XI
11
XII
12
LXVI
86
LXVII
89
LXVIII
91
LXIX
94
LXX
97
LXXII
98
LXXIII
99
LXXIV
101

XIII
13
XIV
15
XV
17
XVI
18
XVII
19
XVIII
20
XIX
21
XX
23
XXIII
24
XXIV
26
XXV
28
XXVI
29
XXVIII
32
XXIX
34
XXX
35
XXXII
38
XXXIII
40
XXXIV
41
XXXV
45
XXXVII
46
XXXIX
49
XL
51
XLII
53
XLIII
54
XLIV
56
XLV
58
XLVI
59
XLVII
62
XLVIII
64
L
65
LI
66
LII
68
LIII
70
LV
71
LVI
72
LVII
75
LIX
77
LXI
78
LXII
80
LXIII
81
LXIV
82
LXV
84
LXXV
104
LXXVI
107
LXXVII
109
LXXVIII
110
LXXIX
112
LXXX
114
LXXXI
115
LXXXII
116
LXXXIII
117
LXXXIV
120
LXXXV
121
LXXXVI
122
LXXXVII
124
LXXXIX
131
XC
133
XCI
134
XCII
137
XCIII
138
XCIV
139
XCV
141
XCVI
147
XCVII
153
XCVIII
155
XCIX
156
C
159
CII
161
CIII
164
CIV
167
CV
168
CVI
169
CVII
171
CVIII
172
CIX
175
CX
176
CXI
178
CXII
181
CXIII
182
CXIV
184
CXVI
187
CXVII
189
Copyright

Other editions - View all

Common terms and phrases

Popular passages

Page 202 - S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold- Voltage CMOS", IEEE Journal of Solid-State Circuits, Vol.
Page 195 - K. Ghose and MB Kamble. Reducing Power in Superscalar Processor Caches using Subbanking, Multiple Line Buffers and Bit-Line Segmentation.
Page 196 - Hsu and U. Kremer. The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction.
Page 194 - In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pages 40-46, October 1999.
Page 197 - K. Inoue, T. Ishihara, and K. Murakami. Way-Predicting Set-Associative Cache for High Performance and Low Energy Consumption.
Page 191 - L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, "Address bus encoding techniques for system-level power optimization,
Page 191 - E. Macii, D. Sciuto, and C. Silvano, "Asymptotic zerotransition activity encoding for address busses in low-power microprocessor-based systems," in Proceedings of the Great Lakes Symposium on VLSI, pp.
Page 198 - S. Kaxiras, Z. Hu, and M. Martonosi. Cache decay: Exploiting generational behavior to reduce cache leakage power.
Page 196 - S. Heo, K. Barr, M. Hampton, and K. Asanovic. Dynamic Fine-Grain Leakage Reduction using Leakage-Biased Bitlines.
Page 205 - N. Vijaykrishnan, M. Kandemir, MJ Irwin, HS Kim, and W. Ye. Energy-driven integrated hardware-software optimizations using SimplePower.

Bibliographic information