Contemporary Computing: Third International Conference, IC3 2010, Noida, India, August 9-11, 2010. Proceedings, Part 2
Sanjay Ranka, Arunava Banerjee, Kanad Kishore Biswas, Sumeet Dua, Prabhat Mishra, Rajat Moona, Sheung-Hung Poon, Cho-Li Wang
Springer Science & Business Media, Jul 26, 2010 - Computers - 275 pages
Welcome to the proceedings of the Third International Conference on Contemporary Computing, which was held in Noida (outskirts of New Delhi), India. Computing is an exciting and evolving area. This conference, which was jointly organized by the Jaypee Institute of Information Technology, Noida, India and the University of Fl- ida, Gainesville, USA, focused on topics that are of contemporary interest to computer and computational scientists and engineers. The conference had an exciting technical program of 79 papers submitted by - searchers and practitioners from academia, industry, and government to advance the algorithmic, systems, applications, and educational aspects of contemporary comp- ing. These papers were selected from 350 submissions (with an overall acceptance rate of around 23%). The technical program was put together by a distinguished int- national Program Committee consisting of more than 150 members. The Program Committee was led by the following Track Chairs: Arunava Banerjee, Kanad Kishore Biswas, Summet Dua, Prabhat Mishra, Rajat Moona, Sheung-Hung Poon, and Cho-Li Wang. I would like to thank the Program Committee and the Track Chairs for their tremendous effort. I would like to thank the General Chairs, Prof. Sartaj Sahni and Prof. Sanjay Goel, for giving me the opportunity to lead the technical program.
What people are saying - Write a review
We haven't found any reviews in the usual places.
Other editions - View all
ad-hoc networks adjacency matrix algorithm analysis AODV application approach architecture causative events cell class diagram communication complexity compression Computer def-use Design Pattern detection developed diﬀerent dynamic encoder event interdependency Event-Flow Graph execution fault tolerant FPGA grid handover latency hardware Hoc Networks hyperblock IEEE ILMT System implementation India input interface interoperability JIIT JIIT Noida JPEG Kumar language login Louisiana Tech University MagicDraw matrix memory method metric Mobility Model module multimethods Neural Networks Noida operation optimization output parameters particle swarm optimization password path performance power control predicate preprocessor processor proposed provides re-engineering Rectangle Relationship Graph resource routing protocols scheduler scheme sensor node sequence diagram shown in Fig signal simulation single dispatch Software Engineering software testing Table tags technique Technology test data tion tool UML diagrams University VANET variables VCPU vehicles Vehicular Visual Paradigm wireless XMI file ZigBee