Digital Phase Lock Loops: Architectures and Applications

Front Cover
Springer Science & Business Media, Apr 29, 2007 - Technology & Engineering - 192 pages
1 Review

Digital phase lock loops are critical components of many communication, signal processing and control systems. This exciting new book covers various types of digital phase lock loops. It presents a comprehensive coverage of a new class of digital phase lock loops called the time delay tanlock loop (TDTL). It also details a number of architectures that improve the performance of the TDTL through adaptive techniques that overcome the conflicting requirements of the locking rage and speed of acquisition. These requirements are of paramount importance in many applications including wireless communications, consumer electronics and others. Digital Phase Lock Loops then illustrates the process of converting the TDTL class of digital phase lock loops for implementation on an FPGA-based reconfigurable system. These devices are being utilized in software-defined radio, DSP-based designs and many other communication and electronic systems to implement complex high-speed algorithms. Their flexibility and reconfigurability facilitate rapid prototyping, on-the-fly upgradeability, and code reuse with minimum effort and complexity. The practical real-time results, of the various TDTL architectures, obtained from the reconfigurable implementations are compared with those obtained through simulations with MATLAB/Simulink. The material in this book will be valuable to researchers, graduate students, and practicing engineers.

 

What people are saying - Write a review

We haven't found any reviews in the usual places.

Contents

IV
1
V
3
VI
4
VIII
6
IX
10
X
13
XI
15
XII
16
XXXVIII
85
XXXIX
88
XL
89
XLI
94
XLII
100
XLIII
105
XLIV
113
XLV
115

XIII
31
XIV
32
XV
34
XVI
35
XVIII
43
XIX
45
XX
46
XXI
48
XXII
51
XXIII
53
XXIV
54
XXV
56
XXVI
57
XXVII
58
XXVIII
62
XXIX
65
XXX
66
XXXI
69
XXXII
70
XXXIV
71
XXXV
74
XXXVI
77
XXXVII
81
XLVI
121
XLVIII
123
L
137
LI
138
LII
142
LIII
149
LIV
151
LV
152
LVI
154
LVII
156
LVIII
157
LX
159
LXI
161
LXII
165
LXIII
169
LXIV
171
LXV
172
LXVI
173
LXVII
176
LXVIII
179
LXIX
189
Copyright

Other editions - View all

Common terms and phrases

About the author (2007)

Prof. Al-Araji received the B.Sc., M.Sc., and Ph.D. degrees from the University of Wales Swansea, (UK), all in electrical engineering in 1968, 1969, and 1972 respectively. Since September 2002, Professor Al-Araji was appointed Professor and Head of Communications Engineering Department at Etisalat University College (Emirates Telecommunication Cooperation), Sharjah, UAE. Prior to that and for six years he was working at the Transmission Network Systems, Scientific-Atlanta, Atlanta, Georgia, USA as Senior Staff Electrical Engineer. During the academic year 1995/1996, Prof. Al-Araji was visiting professor at the Ohio State University, Columbus, Ohio, USA. He was visiting professor at King’s College, University of London, England, during the summers of 1988 and 1989. Prof. Al-Araji was professor and Department Head at the University of Baghdad, Iraq, and the University of Yarmouk, Jordan.

Prof. Al-Araji was awarded the British IERE Clerk Maxwell Premium for a paper published in 1976 and the Scientific-Atlanta award for outstanding achievement in the year 2000. He was an Iraqi National member of URSI Commissions C and D, and the ITU (CCIR Group 8). His research interests include synchronization techniques, communication signal processing, and CATV systems and networks. He has published over 50 papers in international Journals and Conferences and holds 6 US Patents and one International Patent. He is a reviewer to a number of international conferences and journals, and is involved in the organization of a number of international conferences in various capacities. Prof. Al-Araji is a senior member of the IEEE. His e-mail address is: alarajis@euc.ac.ae.

Bibliographic information