Embedded Systems Design Based on Formal Models of Computation
Springer Science & Business Media, Jun 15, 2011 - Technology & Engineering - 183 pages
"Models of Computation for Heterogeneous Embedded Systems" presents a model of computation for heterogeneous embedded systems called DFCharts. It targets heterogeneous systems by combining finite state machines (FSM) with synchronous dataflow graphs (SDFG). FSMs are connected in the same way as in Argos (a Statecharts variant with purely synchronous semantics) using three operators: synchronous parallel, refinement and hiding. The fourth operator, called asynchronous parallel, is introduced in DFCharts to connect FSMs with SDFGs. In the formal semantics of DFCharts, the operation of an SDFG is represented as an FSM. Using this representation, SDFGs are merged with FSMs so that the behaviour of a complete DFCharts specification can be expressed as a single, flat FSM. This allows system properties to be verified globally. The practical application of DFCharts has been demonstrated by linking it to widely used system-level languages Java, Esterel and SystemC.
What people are saying - Write a review
We haven't found any reviews in the usual places.
abort applications architecture asynchronous parallel operator behaviour block Boolean clock communication concurrent constructor control-dominated data-dominated dataflow models defined denotes described design flow DFCharts specification domain driven Embedded Systems Design emitted environment equivalent FSM Esterel Studio example execution FIFO finite state machines formal verification FPGA frequency relay FSM scheduler FSM thread FSM1 FSM2 FSM3 FSM4 FSM5 FSM6 FSM7 FSMs and SDFGs gclk global tick hardware heterogeneous embedded systems HiDRA hierarchical implementation input signals instantiated instructions interface Java Kahn process networks languages level FSM master processor mclk model of computation module monomials multiclock FSMs multiple non-gclk FSMs number of tokens output signals Petri Petri nets Proc processing elements programming Ptolemy reactive processors ReMIC RQ(q SDF graph SDF1 Sect semantics shared variable shown in Fig simulation single Springer Science+Business Media Statecharts synchronous synchronous dataflow SystemC SystemC and Esterel tion top level class transition values