Low Power VCO Design in CMOS
This work covers the design of CMOS fully integrated low power low phase noise voltage controlled oscillators for telecommunication or datacommuni- tion systems. The need for low power is obvious, as mobile wireless telecommunications are battery operated. As wireless telecommunication systems use oscillators in frequency synthesizers for frequency translation, the selectivity and signal to noise ratio of receivers and transmitters depend heavily on the low phase noise performance of the implemented oscillators. Datacommunication s- tems need low jitter, the time-domain equivalent of low phase noise, clocks for data detection and recovery. The power consumption is less critical. The need for multi-band and multi-mode systems pushes the high-integration of telecommunication systems. This is o?ered by sub-micron CMOS feat- ing digital ?exibility. The recent crisis in telecommunication clearly shows that mobile hand-sets became mass-market high-volume consumer products, where low-cost is of prime importance. This need for low-cost products - livens tremendously research towards CMOS alternatives for the bipolar or BiCMOS solutions in use today.
What people are saying - Write a review
We haven't found any reviews in the usual places.
VCO Design Theory 19
Low Power Low Phase Noise VCO Design
MOS Transistors 35
VCO Design Guide 69
Other editions - View all
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaaaaaaaaaaaaaaaa amplitude BiCMOS capacitor center frequency CMOS VCO coil layout current source dBc/Hz depletion region device differential tuning Digest of Technical flicker noise Frequency offset gate resistance gate voltage IEEE Journal Solid-State inductance inductor input Integrated Circuits integrated coil integrated inductors inversion Journal of Solid-State Journal Solid-State Circuits junction diodes KVCO LC-tank LC-VCO linear low phase noise low power low lumped model magnetic maximal measured metal layers minimal MOS-varactor NMOS NMOS varactor noise source optimization output buffer phase locked loop PMOS power consumption power low phase presented in Fig Quadrature VCO quality factor ratio s-parameter scaling self-resonance frequency series resistance shown in Fig signal swing simulated skin effect small signal model Solid-State Circuits Conference source/drain standard CMOS substrate tank testchip Tiebout topology transistors tuning voltage varactor VCO design VCO-core voltage controlled oscillators Vtune winding width