Multicore Hardware-software Design and Verification Techniques
Pao-Ann Hsiung, Yean-Ru Chen, Chao-Sheng Lin
Bentham Science Publishers, Jan 1, 2011 - Computers - 95 pages
The surge of multicore processors coming into the market and on users' desktops has made parallel computing the focus of attention once again. This time, however, it is led by the industry, which ensures that multicore computing is here to stay. Nevertheless, there is still so much research work to be done in multicore hardware-software designs before consumer applications can leverage the benefits of this new paradigm. This e-book is being put forward as a platform for immediate collection of state-of-the-art technologies in both hardware and software designs for multicore computing. With the burgeoning prevalence of multicore processors in embedded systems, real-time systems, multimedia systems, bioinformatics systems, network systems, to list a few, this e-book attempts to cover the design and verification issues related to different application domains as a singular source of reference to the state-of-the-art techniques in multicore processor design and software programming that covers multiple application domains. This e-book will be of immense help to system and software engineers, including both experts and non-experts in parallel computing.
What people are saying - Write a review
We haven't found any reviews in the usual places.
active object AMC architecture assigned available core benchmarks block definition diagram CACP algorithm CAWP Chung Cheng University component Computer Science core affinity Core Degree Core Degree varies core number cycles delay per task Department of Computer embedded software embedded systems encoding energy consumption energy saving execution Figure functions hardware I-Page frame IEEE implemented Information Engineering instructions Intel L1 caches L1 I-Cache L2/Lock level-1 level-2 cache Linux machine machine diagram many-core migration policies MPEG4 multi-core processor multicore architecture multiprocessor National Chung Cheng number of cores OpenMP operating system parallel model physical address physical memory pipeline platform previous_CPU priority queue programming QP code reconfigurable requirements scheduling algorithm Science and Information semantics tree simulation single-core processor SysML SysML models tag-reduction conflicts Taiwan testing thread duration thread migration total power consumption tree traverser TRoCMP value of Core VERTAF virtual address VisualSim VMC code workload