PA-RISC 2.0 Architecture
Hewlett-Packard's PA-RISC architecture is one of the most mature Reduced Instruction Set Computer designs in the industry. This book is the first publicly available, detailed description of the next revision of the PA-RISC architecture. Covers the RISC characteristics of PA-RISC, PA- RISC processing resources, addressing and access control, control flow, interruptions, and an overview of the instruction set and floating point corprocessor. For system designers and analysts, system software programmers, application developers, and technical managers.
What people are saying - Write a review
Figure 22 General Registers
Figure 28 Control Registers 211
26 other sections not shown