The Student's Guide to VHDL

Front Cover
Elsevier, Jul 1, 2008 - Computers - 528 pages
The Student's Guide to VHDL is a condensed edition of The Designer's Guide to VHDL, the most widely used textbook on VHDL for digital system modeling. The Student's Guide is targeted as a supplemental reference book for computer organization and digital design courses.

Since publication of the first edition of The Student's Guide, the IEEE VHDL and related standards have been revised. The Designer's Guide has been revised to reflect the changes, so it is appropriate that The Student's Guide also be revised.
In The Student's Guide to VHDL, 2nd Edition, we have included a design case study illustrating an FPGA-based design flow. The aim is to show how VHDL modeling fits into a design flow, starting from high-level design and proceeding through detailed design and verification, synthesis, FPGA place and route, and final timing verification. Inclusion of the case study helps to better serve the educational market. Currently, most college courses do not formally address the details of design flow. Students may be given informal guidance on how to proceed with lab projects. In many cases, it is left to students to work it out for themselves. The case study in The Student's Guide provides a reference design flow that can be adapted to a variety of lab projects.
 

What people are saying - Write a review

We haven't found any reviews in the usual places.

Contents

Chapter 1 Fundamental Concepts
1
Chapter 2 Scalar Data Types and Operations
31
Chapter 3 Sequential Statements
65
Chapter 4 Composite Data Types and Operations
95
Chapter 5 Basic Modeling Constructs
135
Chapter 6 Subprograms
201
Chapter 7 Packages and Use Clauses
239
Chapter 8 Resolved Signals
261
Chapter 12 Components and Configurations
335
Chapter 13 Generate Statements
359
Chapter 14 Design for Synthesis
375
System Design Using the Gumnut Core 413
413
Appendix A Standard Packages
437
Appendix B VHDL Syntax
461
Appendix C Answers to Exercises
479
References
497

Chapter 9 Predefined and Standard Packages
287
Chapter 10 Aliases
315
Chapter 11 Generic Constants
325

Other editions - View all

Common terms and phrases

About the author (2008)

Peter J. Ashenden received his B.Sc.(Hons) and Ph.D. from the University of Adelaide, Australia. He was previously a senior lecturer in computer science and is now a Visiting Research Fellow at the University of Adelaide. His research interests are computer organization and electronic design automation. Dr. Ashenden is also an independent consultant specializing in electronic design automation (EDA). He is actively involved in IEEE working groups developing VHDL standards, is the author of The Designer's Guide to VHDL and The Student's Guide to VHDL and co-editor of the Morgan Kaufmann series, Systems on Silicon. He is a senior member of the IEEE and a member of the ACM.

Bibliographic information