VHDL for Engineers

Front Cover
Prentice Hall, 2009 - Computers - 685 pages

Suitable for use in a one- or two-semester course for computer and electrical engineering majors.

VHDL for Engineers, First Edition is perfect for anyone with a basic understanding of logic design and a minimal background in programming who desires to learn how to design digital systems using VHDL. No prior experience with VHDL is required. This text teaches readers how to design and simulate digital systems using the hardware description language, VHDL. These systems are designed for implementation using programmable logic devices (PLDs) such as complex programmable logic devices (CPLDs) and field programmable gate arrays (FPGAs). The book focuses on writing VHDL design descriptions and VHDL testbenches. The steps in VHDL/PLD design methodology are also a key focus. Short presents the complex VHDL language in a logical manner, introducing concepts in an order that allows the readers to begin producing synthesizable designs as soon as possible.

From inside the book

What people are saying - Write a review

User Review - Flag as inappropriate

IEEE_STD_LOGIC_1164 Library


Digital Design Using VHDL and PLDs
Entities Architectures and Coding Styles
Signals and Data Types

18 other sections not shown

Common terms and phrases

Bibliographic information