What people are saying - Write a review
We haven't found any reviews in the usual places.
Software and Hardware for Prefetching
Networks and Communications
5 other sections not shown
address space algorithm allocation application architecture array bandwidth basic block benchmarks bits boosting branch prediction buffer bytes cache block cache line cache miss cells CICO CISC compiler compression Computer copy cost cycle data access dataset dependence disk effect entry example fault Figure file system global hardware implementation improve indexed cache input instruction scheduling iteration kernel latency lock loop machine mapping matrix megabytes memory system MIPS monitor multiprocessor network interface non-blocking NVRAM operating system optimizations output overhead page fault page-group parallel performance pipeline prefetching processor Programming Languages queue reconstruction reduce reference request requires restartable atomic sequences RISC scheme Section sentinel scheduling server shared memory simulation speculative execution speculative loads superscalar switch synchronization Table technique Test-And-Set thread tion trace traffic transaction Unix virtual address virtual memory virtual memory system virtually indexed window of vulnerability write