Introduction to Computer Organization |
From inside the book
Results 1-3 of 83
Page 53
... output indicated by A is the normal ( or true ) output and that by A ' is the complemented ( or false ) output . The state of the flipflop is accessed at the normal output , and the complemented state of the flipflop at the complemented ...
... output indicated by A is the normal ( or true ) output and that by A ' is the complemented ( or false ) output . The state of the flipflop is accessed at the normal output , and the complemented state of the flipflop at the complemented ...
Page 208
... OUTPUT ( ON ) , OUTPLEASE , DATAOUT , $ enable to accept output manually $ control line to an output device $ control line from an output device ( 6.8 ) The output lines from the X register are the data lines connected to an output ...
... OUTPUT ( ON ) , OUTPLEASE , DATAOUT , $ enable to accept output manually $ control line to an output device $ control line from an output device ( 6.8 ) The output lines from the X register are the data lines connected to an output ...
Page 335
... Output Sequence EXO The EXO sequence implements instruction EXO . The sequential operations of the EXO sequence are similar to those of the EXI sequence except that terminal OUTPLEASE is activated by the computer to request the output ...
... Output Sequence EXO The EXO sequence implements instruction EXO . The sequential operations of the EXO sequence are similar to those of the EXI sequence except that terminal OUTPLEASE is activated by the computer to request the output ...
Contents
Introduction | 1 |
Computer Elements | 51 |
Microoperations | 73 |
Copyright | |
12 other sections not shown
Common terms and phrases
1's complement accumulator ADD sequence addend addition address register AQ(M augend binary point block representation boolean function cards casregister Chapter clear register clock pulses computer operation conditional micro-statement configuration contents of register control sequence control signals countup decoder described digital computer dividend division overflow divisor end-around carry ERRORSTOP example execution sequence execution statement fetch sequence FINI flipflop flow chart format Fortran statements full adder indicated input integer light load location at address logic diagram logic network manual memory address memory location memory word micro-operations minuend multiplicand multiplication negative zero octal ON,OFF op-code operand address output parallel adder position quotient random access memory reset ring counter RUN1 RUN2 sequence chart shift shown in Figure sign bit signed binary numbers signed magnitude simulation single-bit START(ON Step stop stored subregister subroutine subtraction subtrahend switch symbolic program theorems transfer truth table variable Y₁