Digital Design and Computer Architecture
Digital Design and Computer Architecture is designed for courses that combine digital logic design with computer organization/architecture or that teach these subjects as a two-course sequence. Digital Design and Computer Architecture begins with a modern approach by rigorously covering the fundamentals of digital logic design and then introducing Hardware Description Languages (HDLs). Featuring examples of the two most widely-used HDLs, VHDL and Verilog, the first half of the text prepares the reader for what follows in the second: the design of a MIPS Processor. By the end of Digital Design and Computer Architecture, readers will be able to build their own microprocessor and will have a top-to-bottom understanding of how it works--even if they have no formal background in design or architecture beyond an introductory class. David Harris and Sarah Harris combine an engaging and humorous writing style with an updated and hands-on approach to digital design.
· Unique presentation of digital logic design from the perspective of computer architecture using a real instruction set, MIPS.
· Side-by-side examples of the two most prominent Hardware Design Languages--VHDL and Verilog--illustrate and compare the ways the each can be used in the design of digital systems.
· Worked examples conclude each section to enhance the reader's understanding and retention of the material.
· Companion Web site includes links to CAD tools for FPGA design from Xilinx, lecture slides, laboratory projects, and solutions to exercises.
What people are saying - Write a review
User Review - Flag as inappropriate
Great book. Author presents material directly and in an easy to understand manner. Most books that I have tried to read on the subject use professional jargon to confuse readers.
Other editions - View all
adder addi alucontrol ALUOp ALUSrcA architecture array assembly language assign Ben Bitdiddle binary numbers block Boolean equation branch bytes cache called chip CLK CLK clock Code Example combinational logic cycle datapath decoder delay downto encoding endmodule execution Exercise flip-flop floating-point FPGA function hardware HDL Example hexadecimal IEEE.STD_LOGIC_1164.all implement input inverter jump latch library IEEE load logic gates loop machine main memory MemtoReg MemWrite microarchitectures microprocessor minterm MIPS architecture MIPS assembly code MIPS processor miss rate module multicycle multiplexer mux2 nextstate operands operation output page table PCSrc pipeline pMOS transistors port propagation R-type register file RegWrite reset rising edge schematic Section sequential circuits shown in Figure shows signal SignImm single-cycle stack STD_LOGIC stored synchronous transistors truth table two’s complement variables Verilog VHDL virtual memory virtual page voltage write