ARM Architecture Reference Manual
Addison-Wesley, 2001 - Computer architecture - 816 pages
About the ARM Architecture The ARM architecture is the industry's leading 16/32-bit embedded RISC processor solution. ARM Powered microprocessors are being routinely designed into a wider range of products than any other 32-bit processor. This wide applicability is made possible by the ARM architecture, resulting in optimal system solutions at the crossroads of high performance, low power consumption and low cost. About the book This is the authoritative reference guide to the ARM RISC architecture. Produced by the architects that are actively working on the ARM specification, the book contains detailed information about all versions of the ARM and Thumb instruction sets, the memory management and cache functions, as well as optimized code examples.
What people are saying - Write a review
We haven't found any reviews in the usual places.
Chapter A2 Programmers Model
Chapter A3 The ARM Instruction
Instruction set encoding A32
46 other sections not shown
Other editions - View all
Common terms and phrases
addition addressing mode alignment allows Architecture version arithmetic ARM architecture branch buffer byte cache cache line causes Chapter cond condition code condition field ConditionPassed cond conditions are defined contains conversion coprocessor CPSR Data Abort Data-processing defined described destination register determined double-precision effects encoded example exception extension Flag floating-point format four FPSCR halfword immed_8 immediate implementation includes indicates instruction is executed instruction set integer interrupt Invalid Load and Store means memory address memory system Multiple normal Notes occurs offset omitted operand Operation options perform protection result Rn Rd rounding sequence shift shifter_operand signed single-precision Specifies Specifies the register SPSR subtraction Syntax Table transfer translation types UNPREDICTABLE unsigned updated variants vector write written Yes Yes Yes zero